[{"data":1,"prerenderedAt":321},["ShallowReactive",2],{"navigation":3,"\u002Fverilog\u002Fmips1":144,"\u002Fverilog\u002Fmips1-surround":316},[4,36,53,86,131],{"title":5,"path":6,"stem":7,"children":8,"icon":35},"Golang","\u002Fgolang","1.golang\u002F1.index",[9,11,15,19,23,27,31],{"title":10,"path":6,"stem":7},"golang-各种golang学习以及使用过程中记录",{"title":12,"path":13,"stem":14},"gopls-官方gopls内置mcp server的基本使用","\u002Fgolang\u002Fgopls_mcp_usages","1.golang\u002F2.gopls_mcp_usages",{"title":16,"path":17,"stem":18},"实践-(一)创建简单的http服务器","\u002Fgolang\u002Fgo_http_simple_server","1.golang\u002F3.go_http_simple_server",{"title":20,"path":21,"stem":22},"wails入门系列(一)环境安装与demo","\u002Fgolang\u002Fwails_start","1.golang\u002F4.wails_start",{"title":24,"path":25,"stem":26},"wails入门系列(二)无边框应用的菜单栏以及窗口拖拽","\u002Fgolang\u002Fwails_frameless","1.golang\u002F5.wails_frameless",{"title":28,"path":29,"stem":30},"go\u002Fredis-redis中大数字自动转换成指数形式的处理","\u002Fgolang\u002Fredis_big_num","1.golang\u002F6.redis_big_num",{"title":32,"path":33,"stem":34},"go\u002F方法记录-局部坐标与世界坐标间的相互转换(位置\u002F方向)","\u002Fgolang\u002Fworld_local_transform","1.golang\u002F7.world_local_transform",false,{"title":37,"icon":35,"path":38,"stem":39,"children":40,"page":35},"瞎折腾","\u002Ftinkering","2.tinkering",[41,45,49],{"title":42,"path":43,"stem":44},"mi50显卡ubuntu运行大模型开坑(一)显卡准备以及驱动安装","\u002Ftinkering\u002Fmi50_gpu_llm_1","2.tinkering\u002F1.mi50_gpu_llm_1",{"title":46,"path":47,"stem":48},"mi50显卡ubuntu运行大模型开坑(二)使用llama.cpp部署Qwen3系列","\u002Ftinkering\u002Fmi50_gpu_llm_2","2.tinkering\u002F2.mi50_gpu_llm_2",{"title":50,"path":51,"stem":52},"mi50显卡ubuntu运行大模型开坑(三)安装风扇并且控制转速","\u002Ftinkering\u002Fmi50_gpu_llm_3","2.tinkering\u002F3.mi50_gpu_llm_3",{"title":54,"icon":35,"path":55,"stem":56,"children":57,"page":35},"LLM","\u002Fllm","3.llm",[58,62,66,70,74,78,82],{"title":59,"path":60,"stem":61},"langchain入门-安装以及初次使用(deepseek api版本)","\u002Fllm\u002Flangchain1","3.llm\u002F01.langchain1",{"title":63,"path":64,"stem":65},"langchain入门-使用langchain调用本地部署的大模型(以llama.cpp以及ollama为例)","\u002Fllm\u002Flangchain2","3.llm\u002F02.langchain2",{"title":67,"path":68,"stem":69},"langchain入门-使用langchain编写一个简单的聊天机器人(DeepSeek API&命令行版本)","\u002Fllm\u002Flangchain3","3.llm\u002F03.langchain3",{"title":71,"path":72,"stem":73},"langchain入门-使用langchain构建一个拥有RAG能力的代码问答应用(DeepSeek API&本地bge-m3&命令行版本)","\u002Fllm\u002Flangchain4","3.llm\u002F04.langchain4",{"title":75,"path":76,"stem":77},"golang\u002Feino eino框架的基础使用 Message以及ChatModel入门","\u002Fllm\u002Feino1","3.llm\u002F05.eino1",{"title":79,"path":80,"stem":81},"golang\u002Feino eino框架的基础使用 在ChatModel中使用工具","\u002Fllm\u002Feino2","3.llm\u002F06.eino2",{"title":83,"path":84,"stem":85},"llm\u002Fagent agent-zero初步搭建与使用","\u002Fllm\u002Fagent_zero_start","3.llm\u002F07.agent_zero_start",{"title":87,"icon":35,"path":88,"stem":89,"children":90,"page":35},"Verilog","\u002Fverilog","4.verilog",[91,95,99,103,107,111,115,119,123,127],{"title":92,"path":93,"stem":94},"31条指令单周期cpu设计(Verilog)-(一)相关软件","\u002Fverilog\u002Fmips1","4.verilog\u002F01.mips1",{"title":96,"path":97,"stem":98},"31条指令单周期cpu设计(Verilog)-(二)总体设计","\u002Fverilog\u002Fmips2","4.verilog\u002F02.mips2",{"title":100,"path":101,"stem":102},"31条指令单周期cpu设计(Verilog)-(三)指令分析","\u002Fverilog\u002Fmips3","4.verilog\u002F03.mips3",{"title":104,"path":105,"stem":106},"31条指令单周期cpu设计(Verilog)-(四)数据输入输出关系表","\u002Fverilog\u002Fmips4","4.verilog\u002F04.mips4",{"title":108,"path":109,"stem":110},"31条指令单周期cpu设计(Verilog)-(五)整体数据通路图设计","\u002Fverilog\u002Fmips5","4.verilog\u002F05.mips5",{"title":112,"path":113,"stem":114},"31条指令单周期cpu设计(Verilog)-(六)指令操作时间表设计","\u002Fverilog\u002Fmips6","4.verilog\u002F06.mips6",{"title":116,"path":117,"stem":118},"31条指令单周期cpu设计(Verilog)-(七)整体代码结构","\u002Fverilog\u002Fmips7","4.verilog\u002F07.mips7",{"title":120,"path":121,"stem":122},"31条指令单周期cpu设计(Verilog)-(八)上代码→指令译码以及控制器","\u002Fverilog\u002Fmips8","4.verilog\u002F08.mips8",{"title":124,"path":125,"stem":126},"31条指令单周期cpu设计(Verilog)-(九)上代码→基础模块实现","\u002Fverilog\u002Fmips9","4.verilog\u002F09.mips9",{"title":128,"path":129,"stem":130},"31条指令单周期cpu设计(Verilog)-(十)上代码→顶层模块设计&总结","\u002Fverilog\u002Fmips10","4.verilog\u002F10.mips10",{"title":132,"icon":35,"path":133,"stem":134,"children":135,"page":35},"Rust","\u002Frust","5.rust",[136,140],{"title":137,"path":138,"stem":139},"egui(一)从编译运行template开始","\u002Frust\u002Fegui1","5.rust\u002F01.egui1",{"title":141,"path":142,"stem":143},"egui(二)看看template的main函数：日志输出以及eframe run_native","\u002Frust\u002Fegui2","5.rust\u002F02.egui2",{"id":145,"title":92,"body":146,"description":306,"extension":307,"links":308,"meta":309,"navigation":311,"path":93,"seo":312,"stem":94,"__hash__":315},"docs\u002F4.verilog\u002F01.mips1.md",{"type":147,"value":148,"toc":293},"minimark",[149,153,172,175,180,217,221,245,249,270,273],[150,151,152],"h2",{"id":152},"说在前面",[154,155,156],"blockquote",{},[157,158,159,163,166,169],"ul",{},[160,161,162],"li",{},"开发环境：Vivado",[160,164,165],{},"语言：Verilog",[160,167,168],{},"cpu框架：Mips",[160,170,171],{},"其他：计算机组成原理课程终于结束了，由于以下均为课程学习过程中的内容，所以难免存在各种错误，各位大佬轻喷",[150,173,174],{"id":174},"相关软件",[176,177,179],"h3",{"id":178},"vivado","Vivado",[157,181,182,195,205,214],{},[160,183,184,185,188],{},"Xilinx公司的集成环境，笔者用的是下面这个：",[186,187],"br",{},[189,190,194],"a",{"href":191,"rel":192},"http:\u002F\u002Fchina.xilinx.com\u002Fsupport\u002Fdownload.html",[193],"nofollow","下载",[160,196,197,198,200],{},"版本的话应该都可以吧，安装教程可以看下面这个：",[186,199],{},[189,201,204],{"href":202,"rel":203},"https:\u002F\u002Fblog.csdn.net\u002Ftaowei1314520\u002Farticle\u002Fdetails\u002F74860356",[193],"安装教程",[160,206,207,208,210],{},"License相关",[186,209],{},[189,211,213],{"href":202,"rel":212},[193],"参考",[160,215,216],{},"其他支持Verilog开发的开发环境应该也可以使用，比如Quartus(没用过)",[176,218,220],{"id":219},"modelsim","ModelSim",[157,222,223,232,235],{},[160,224,225,226],{},"简介",[154,227,228],{},[229,230,231],"p",{},"Mentor公司的ModelSim是业界最优秀的HDL语言仿真软件，它能提供友好的仿真环境，是业界唯一的单内核支持VHDL和Verilog混合仿真的仿真器。它采用直接优化的编译技术、Tcl\u002FTk技术、和单一内核仿真技术，编译仿真速度快，编译的代码与平台无关，便于保护IP核，个性化的图形界面和用户接口，为用户加快调错提供强有力的手段，是FPGA\u002FASIC设计的首选仿真软件。",[160,233,234],{},"话是这么说，但是在cpu仿真的时候还不如用vivado自带的仿真工具，方便很多，而且节省时间（虽然说modelsim可以找到一些深层次的错误）",[160,236,237,238,240],{},"modelsim获取安装可以看下面这个（付费软件真烦啊）",[186,239],{},[189,241,244],{"href":242,"rel":243},"https:\u002F\u002Fblog.csdn.net\u002Fu013753393\u002Farticle\u002Fdetails\u002F50349636",[193],"这里",[176,246,248],{"id":247},"mars","Mars",[157,250,251,254,257,264],{},[160,252,253],{},"Mips框架下的轻量级IDE",[160,255,256],{},"这个相当于是给我们验证cpu相关指令结果是否正确的，我们设计的cpu是以这个里面的结构为基础的,各种指令的结果也是以它为准进行验证（课程要求，无奈）",[160,258,259,260],{},"界面如下，功能还是挺全的\n",[261,262],"img",{"alt":247,"src":263},".\u002Fverilog\u002F1.webp",[160,265,266],{},[189,267,194],{"href":268,"rel":269},"https:\u002F\u002Fcourses.missouristate.edu\u002FKenVollmar\u002FMARS\u002F",[193],[176,271,272],{"id":272},"画图",[157,274,275,284],{},[160,276,277,278,280],{},"processon\n免费，但是有数量限制",[186,279],{},[189,281,244],{"href":282,"rel":283},"https:\u002F\u002Fwww.processon.com\u002F",[193],[160,285,286,287,289],{},"diagram.net\n免费，并且有离线版本",[186,288],{},[189,290,244],{"href":291,"rel":292},"https:\u002F\u002Fapp.diagrams.net\u002F",[193],{"title":294,"searchDepth":295,"depth":296,"links":297},"",1,2,[298,299],{"id":152,"depth":296,"text":152},{"id":174,"depth":296,"text":174,"children":300},[301,303,304,305],{"id":178,"depth":302,"text":179},3,{"id":219,"depth":302,"text":220},{"id":247,"depth":302,"text":248},{"id":272,"depth":302,"text":272},"介绍31条指令单周期MIPS CPU设计所需的开发环境，包括Vivado安装配置、ModelSim仿真工具、Mars MIPS模拟器以及Processon等画图工具的使用说明。","md",null,{"date":310},"2018-07-12 21:43:20",true,{"title":313,"description":314},"【verilog\u002Fmips】31条指令单周期cpu设计(Verilog)-(一)相关软件","详细介绍Verilog开发MIPS单周期CPU所需的软件工具，包括Vivado集成环境、ModelSim仿真器、Mars模拟器的安装与使用，适合计算机组成原理课程学习。","s3AxHXrUantOPa1BBzDtSajs5CBufaT7JN69am_v9NQ",[317,319],{"title":83,"path":84,"stem":85,"description":318,"children":-1},"Agent-Zero AI Agent 框架入门教程，介绍 Docker 部署方式、模型配置、工具调用以及初步使用体验，包括搜索功能测试与问题排查。",{"title":96,"path":97,"stem":98,"description":320,"children":-1},"详解31条MIPS指令单周期CPU的总体设计方案，包括指令分类、数据通路设计、控制器设计流程，以及lw、sw、jal等难点指令的处理思路。",1776616491817]